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Abstract 
• As NASA has evolved it's usage of spaceflight 
computing, memory applications have followed 
as well. In this talk, we will discuss the history of 
NASA's memories from magnetic core and tape 
recorders to current semiconductor approaches. 
We will briefly describe current functional 
memory usage in NASA space systems followed 
by a description of potential radiation-induced 
failure modes along with considerations for 
reliable system design. 
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Outline of Presentation 
• Introduction - The Space Memory Story 
- A look at how we got here 
• General Applications of Memories in Space 
Systems 
• Requirements and Desirements 
• Example: SDRAMs 
- Radiation Failure Modes - Single Events 
- Design Approaches 
• Reliability Considerations 
• Summary 
Once upon a time ... 
• There once was a fledgling memory used for space 
- It started out as core memory (60's-70's) 
- Grew Into magnetic tape (70's~O's) 
- And has settled into "silicon" solid state recorders or 
SSRs (90's and beyond) 
• While this is true for mass data storage, s ilicon has been 
used since the 70's for some memory applications such as 
computer programs and data buffers 
• Both volatile and non-volatile memories (NVMs) are used 
Apollo Guidance Computer 
• 4 kB of Magnetic core rfw memory P81-2 cl~a 1990 
. -1•1 known spaceflight SSR 
- ~ - - A. l.ollol, N[Pl''1W, ~ - Juno:U,20t0 
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Sample Single Event Upset (SEU) 
hiccups along the way 
• An original space SEU detector, the 93L422 - bit errors 
in space 
- TORS-1 anomalies, for example 
• "Solved" by use of error detection and correction (EDA 
codes · 
• Used as "gold standard" on multiple fl ight experiments 
(CRRES and MPTB) 
• Single event functional interrupts - ,SEFls LJ . . . ",c: . ... » 
- Device has a functional anomaly 
c., . .... . 
• Stuck bits 
• Multi-bit/multi-cell upsets 
• Block errors 
• Small probability events 
- Proton ·ground test o~ 3 samples 
- Flight SSR had > 1000 
- Anomaly In-flight traced to low-probability event 
Mo,,-y __ ,.,_A.ue.!. NEl't'ElW, NA&MISFC•.,,_2',2010 
Categories of Memory Usage for Space 
• Computer program storage 
- Boot, application, safehold 
- Often a mix of volatile and non-volatile memories 
• Store in NVM, download on boot to RAM, run out of RAM 
- Size, Weight. and Power (SWaP) - RAM is faster than NVM 
• Temporary data buffers 
- Accommodates burst operations 
• Data Storage such as SSR 
- E.g. mass storage area.for science or spacecraft telemetry 
- Usually write once an orbit, read once an orbit 
- Trend to want to use NVM for SSR 
. . 
• Configuration storage for volatile Fiela · 
Programmable Gate Arrays (FPGAs) 
- Becoming a bigger problem as FPGAs Increase their 
needs 
_ __ ,.,...,_A.IAol. NUPElW. NASM)SFC • .,._23, 2010 
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The Volatile Memory for Space 
• Rad Hard Offerings are limited to SRAM 
- 16 Mb maximum single die 
- These tend to be medium speed and relatively high 
power when compared to commercial equivalents 
• For comparison, first SSR In 1990 used 256 kb commercial 
die 
- Still used extensively In rad hard computer offerings, 
but many designs have transitioned to DRAM options 
• Mid-1990's = transition in SSRs from commercial 
SRAM to DRAM 
- SCRAM are In-flight and many current designs have 
begun ~o use dual data rate (DOR) and DOR~ . · 
The SCRAM Quandary 
• Many space designs are basellning/using DOR and DDR2 
interfaces for hardware builds 
- Problem: DDR3 expected to dominate commercial product 
starting in 2010/ 
• Do we support current system designs or product 
development timelines? 
- Will DDR2 be obsolete by system readiness dates? 
• CXJl 
- --- -l· • "'CtflW'\I . --- --
•~ 
• JOtAMtnc:~ 
2012( 
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DOR Performance Metrics 
, 
DOR DDR2 DDR3 
Data Rate 200-400Mbps 400·800Mbps 800·1600Mbps 
Interface SSTL_2 SSTL_18 SSTL_15 
Bidirectional Bidirectional Bidirectional 
Source Sync DOS DOS DOS 
(Single ended default) (Sfngle/Dlff Op!ion) (Differential default) 
Burst Length BL=2, 4, 8 BL=4, 8 BL=4, 8 (2bit prefetch) (4bit prefetch) (8bit prefetch) 
CL/tRCD/tRP 15ns each 15ns each 12ns each 
Reset No No Yes 
ODT No Yes Yes 
Driver Callbratlon No Off.Chip On·Chip with ZO pin 
Levellng No No Yes 
1.5V 1.25V 1.0V 
---... -A.~.NUPnw,_.,.c • .,._n, 2010 
The Non-Volatile Memory for Space 
Rad Hard offerings are limited to small SONOS or CRAM devices 
- Used In many RH processor systems that do not have large program memory 
space requlrement-4-16 Mb per die maximum 
Evolution of commercial NVM in space 
- PROMS 
• · Older commtrclal PROMS were reasonably good, but o~e-tlme programmable (OTP) 
EPROMs 
• Used In a few systems In the 90's, but had TIO Issues 
- EEPROMs 
• In use from the 90's to today, despite both TIO and SEE (write mode) eoneems 
- SEEQ 258 Mb {n- obsolete) 
- Hitachi 1 Mb {now aold thtough ni,p1ck1glng/acreenlng houses) 
Flash 
• 
• The latest "In vogue" commercial NVM due to density (64Gb d ie now available) 
- Much Improved TIO than older EEPROMs 
_ ____ .,. .• SEFJ and.SELstlU Issue - - - - --- - ---
• Some space system primes are planning on using these In SSR appllcatlons 
·tn summary, the Signe/ks PROMs ars recommlJfldtld (given prsvious to/111 dose studies) 
for usage ss ars the SEEQ EEPROMs during read opera dons. It Is not f8COfTlf11ended, 
pendlllg furth~ /nvesdgation, to use the SEEQ EEPROMs for In-Right programming.• 
• Ullol, 11,r, lfl111 Tut Roport 
--~-llyll-A.Loeel.~"f1W,NAM/OSFC·J-2'.2010 10 
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Alternate Material NVMs 
Alternate material NVMs - evaluated as devices become available 
- Expect cell Integrity to perfonn fairly well under Irradiation on most 
NVMs 
LaBel's Truism: 
• There are ALWAYS more challenges In "quallfylng" a new technology 
device than expected 
Phase change memories (PCM) 
Density, speed, and power look promising 
• Temperature Is the challenge 
Ex., Samsung, Numonyx - Initial data taken 
CNT Numonyx PCM -
MRAM Tech transfer opportunity? 
- Spin Torque appears to Improve SWaP metrics 
- Ex., Avalanche Technologies 
Resistive Memories 
- · Ex., Unity Semiconductor, HP Labs 
• Unity's talklng about a 64Gb device by next summerl 
NVSRAMs 
- Ex. Cypre11 
....._O-.-P_bJ_A.l..dol, NUPrTW, - C-.llowl3,:IO,O 
The Changing World of Radiation Testing of Memories -
Comparing SEE Testing of Commercial Memories- 1996 to 2006 
Device under test (DUTs): 
Commercial Memory 
- For use In solid state 
recorder (SSR) applications 
1996 
- . SRAM memory 
1 um feature s ize 
4 Mblts per device 
• <50 MHz bus speed 
• Ceramic packaged DIP or 
LCC orQFP 
Sample Issues for'SEE 
Testing 
- Size or memory 
• Driwooomplexlty on t .. tor olcle for 
amount of etorage. ru.l time proceu lng, 
&nd .. ngth or tHt f'Una 
Speed 
Difllcultto - ot IIIOh•.,...io rolllbly 
-----pNdtoot ft.du .. 
Cloulc bit n1p1 ("'""'°,y cell) Htondtd 
to lnclucletnnt,ent pn,pogotlon(u,td to 
be too slow I device to re1portd'J 
Tlwnnt l and mechanlcat lttuH (telting 
ln olrNaouum) 
Packaging 
2006 :ri:::::•::::r:.:.~'::::-: 
- OUT: DDR2 SDRAM )=~.'!:":'d'::~"' .. "°"''"" 
• 90 nm feature size ropocuvtn~nntna 
1 Gblt per device : ; •lty"' hlgh~mp tooting <-wt· 
>500 MHz bus speed Hidden reglatera and modea 
_ ______ ._ etattlc...fsaGA_ocJSP .... e _______ ._F~:=~"""" ... ---"'"---"11 _______ , __ ----- . 
• Hidden registers and modes - "°''_ ........ -..Y .. "•' 
• Bullt-ln mlcroeontroller - Mlcrocontroller 
• Not)uot a - ,Y 
Commercial m~mory testing Is a lo~ more complex than in the old days/ 
To be presented by Kenneth A. LaBel at the NASA Electronic Parts and Packaging (NEPP) Program Electronic 
Technology Workshop, NASA-GFSC, Greenbelt, MD, June 22-24, 2010 and published on http://nepp.nasa.gov. 6 
Can we test anything completely? 
Sample Single Event Effect Test Matrix 
full generic testing 
Amount 
3 
68 
' 3 
3 
3 
3 
Item 
Number of Samples 
Modes of Operation 
Test Patterns 
Frequencies of Operation 
Power Supply Voltages 
Iona 
Hours per Ion per Teat Matrix Point 
Commercial 1 Gb SDRAM 
68 operating modH 
operates to >500 MHz 
66096 
2754 
7.54 
Hours 
Days 
Years 
Vdd UV external, 1.25V Internal and this didn't Include temperature varlationslll 
Test planning requires much more thought in the modem age 
as does understanding of data collected (be wary of databases). 
Only so much can be done In a 12 hour beam run - application-oriented 
· ..-,~--..-A.~.NEPPCT#, NASNGSFC-J.-U. JD,o . 13 
The "Perfect" Space Memory ' 
• SWaP rules! 
- No power, Infinite density, Fast (sub 2 ns R/W access) 
• Oh, and Rad Hard (RH) 
• Okay, so this isn't happening! 
- Speed: 
• Needs to be fast enough for burst data capture and not a 
bottleneck for processor Interfaces 
- Power: 
• This Is a trade space that Includes thermal (stacking, for example) 
• NVM Is good since no power consumed when not being accessed 
- Density: 
• Gb regime per die - anything beyond 100 Mb Is acceptable! 
• Biggest RH devices currenUy -16 Mb regime 
---- -- - Note: ~" SSR used 256 Mb commercial SRAMs 20 Y,!~ ago_1_11 ___ _ _ 
• And a personal diatribe: how many operating modes do we 
really need? 
- Byte/nibble and page modes 
• Erase for NVM 
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Radiation Requirements (and trends) 
• How radiation hard to we really need? 
- TIO 
• >90% of NASA applications are< 100 krads-Si In plecepart 
requirements 
- Many commercial devices (NVM and SORAMs) meet or come close to 
this. 
- Charge pump TIO tolerance has Improved - an order magnitude or 
more over the last 1 O years 
• There are always a few programs with higher level needs and, of 
course, defense needs 
- SEL 
• · Prefer none or rates that are considered low risk 
- Latent damage ("non-<festructlveff event) Is a bear to deal with 
• As we're packing cells tighter and even with lower Vdd, we're 
seeing SEL on commercial devices regularly (<90nm) 
- Often In power conversion, 1/0, . or control areas 
- SEU 
. • It's not the bit errors, It's the SEFls and uncorrectable errors that 
. . . are the biggest Issues · . . 
- .scrubbing concerns for risk, po~er, ii>eed .•• 
___ ..,_A.l.alol.Nl!~'1W.HAM10S,c-.,...n.ao10 
Reliability Considerations 
• Besides the usual CMOS concerns, memories have a 
few other considerations 
Data retention 
• Long-tenn holding of values and/or requirement to refresh 
values 
Endurance 
• Ability to read and write values N times (105 cycles is typical 
commercial NVM spec, for example) 
- Bit disturb (usually. with Flash) 
• I.e., read/write/erase of bit A disturbs values on· adjacent bit-line 
- Note: Many memories have "bad bits" to begin with that are 
mapped · 
11 
:----•- Now·add·in unique space requirements------- -
- >10 year mission life 
- Colder and hotter temperatures (-55 to +125C) 
Radiation 
.. 
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NEPP and Memories 
• Top level agenda 
- Evaluate scaled commercial SDRAMs and NVMs 
• Radiation tests first 
- If reasonable, rellablllty and combined radlatlonlrellablllty 
- Work with new memory technologies and manufacturers 
considering entry into Mil/Aero market 
• PCM 
• MRAM 
• RRAM 
• DDR3, and so on 
We do not QUALIFY devices, but evaluate suitability of 
devices and determine appropriate quallfication 
methods and physics of failure 
NEPP Radiation Evaluations - NVM 
• Commercial Flash Memories 
- Manufacturers evaluated (1-8 Gb per device) 
• Micron, Samsung, Hynix, ... 
• TIO is mostly > 50 krads-SI 
- Biased/unbiased tests 
- Low and high dose rate tests (only Samsung showed significant Improvement 
at low dose rates) 
• Most NVM cells have fairly good SEU tolerance and it's 
the surrounding circuits that have SEU sensitivity 
- SEL varies by manufacturer 
» Current spikes noted during some heavy Ion tests are being evaluated 
- SEFls are a prime Issue 
• Focus has been on Single Level Cell • SLC 
- Multi Level Cell • MLC has lower cell margins and data shows typically less 
·-----radiation tolerance 
- Further scaled, MLC and SLC, and higher density to be evaluated in 
FY10 
• 64Gb Micron die In hand! 
• Continue working with PCM, MRAM, CNT, etc •. as available 
11 
11......,,_,,_by,.._A.&.-.-,nw,NASM)SFC--2'.2010 ,. 
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Combining Radiation and Reliability -
NVMs 
• FY09 began new studie·s on Flash memories 
combining TIO with endurance 
- Result: TIO did NOT degrade endurance 
properties at room temperature 
• Considerations for FY10 10000 ....--- --~ 
Perfonn TIO and lifetime/data retention tests 
• Must be carefully planned since high 
temperature typically used for 
1000 
H""' u C" 10 
t1.: i ., 
.Li, 
accelerated life/retention tests has two 0 0001 • 
inherent issues with Flash/NV.M 
- Anneals radiation damage 
- May cause bit flips above commercial operating 
temperatures · 
• May require lower temperatures, voltage 
acceleration or other to be considered 
•• 
•• 
• 
••• 
FY10 NEPP - Volatile Memory Efforts 
• We have been debating this topic internally . 
- Current in-house radiation tester is "borderline" for 1.0V, >400 
MHz DDR3 SORAMs 
• New tester design under development (Spartan-6) 
- Difficulty in obtaining test samples for "shrunk" 0DR2s and 
new0DR3s 
• You can't test what you can't get 
- Elplda, Micron, Samsung, ... 
- Posslblllty of spllt-epl from Mfr A? 
The Quandary returns: D0R2 or DDR3 to evaluate??? 
• We need to consider new reliability tests as well 
QDR and ASRAMs are being evaluated from Cypress 
•------ Alternales to-Rad Hara( 
• 
• 
•• 
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4 . 
Considerations 
• Technology changes in memories engender 
challenges 
- Impact of new materials and manufacturing methods on 
radiation response and modeling 
- Increasing difficulty in die accessibility 
- Increasing operating speeds and operating modes 
- More hidden "features" _and limited testability 
- Multi-level storage cells (Flash, for example) 
- Unique reliability concerns 
• We need to invest to keep ahead of the curve 
- DDR3 tests now? 
- PCM 
- STMRAM 
~ Reliability on RRAM, etc •• • 
• Ifs the chaUenges the keeps us employed! 
we· are always open to working with others 
21 
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